

Model Name : GA-EP43-UD3L REV 1.3


SHEET TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	TABLE LIST
05	P4 LGA775 A
06	P4 LGA775 B,D
07	P4 LGA775 C
08	P4 L775 E,F,G,H
09	GMCH-Eaglelake HOST
10	GMCH-Eaglelake DDRII
11	GMCH-Eaglelake PCI E, DMI
12	GMCH-Eaglelake INT VGA
13	GMCH-Eaglelake GND
14	GMCH-Eaglelake PWR
15	DDRII CHANNEL A 1,2
16	DDRII CHANNEL B 1,2
17	DDRII TERMINATION
18	PCI EXPRESS*16 SLOT
19	ICH10 DMI, PCI, USB
20	ICH10 GPIO, CTRL
21	ICH10 SATA, FAN PWM
22	ICH10 VCC, GND
23	CLOCK-ICS9LPRS914
24	PCI SLOT 1, 2, PCIEX1 1~4
25	ITE8718/GB,RESET DRIVE
26	COM LPT, -PROHOT,DYNAMIC,RUSB
27	BIOS,CI,HWM,KB/MS

SHEET TITLE

28	AZALIA ALC888
29	AUDIO JACK
30	VCORE PWM ISL6334CRZ
31	DISCRETE1 POWER,FAN CTRL
32	ATX POWER
33	JMicron JMB368
34	LAN REALTEK RTL8111C
35	FRONT PANEL,FUSB,FDD
36	TPM I/F-1.2

PWM各相位的擺法如下：



Gigabyte Technology

Title		
Cover Sheet		
Size	Document Number	Rev
Custom	GA-EP43-UD3L	1.3
Date:	Monday, April 26, 2010	Sheet 1 of 36

Model Name: GA-EP43-UD3L
Rev: .1.3


Component value change history

Circuit or PCB layout change
for next version

Data	Change Item	Reason
97/04/01 EBOM:01A	1. P43 CHIPSET E-BOM	
97/04/15 EBOM:02	1. 修改LED的POWER及阻值:DEL R484,DR78. ADD DR79,,R348	
	2. ADD DR80,R300 10-->49.9,C158,LBC43 0ohm-->100PF for EMI	
	3. del Q3,Q4,BC11,BC9,R42,R15,PCI_BT1,PCI_BT2,R166,R168	
97/04/28 EBOM:10A	1. DDR2 VOLTAGE 1.83 --> 1.9V --> 2.0V --> 2.1V ----->2.5V	
97/05/09 PBOM:10B	1. DR59,DR60 14K---->549ohm,del DR69	
	2. ADD U9(uP6262),R436,BC133 FOR CPU 超頻	
97/05/21 PBOM:10C	1. ICH,MCH PCI-E , JM368的RX,TX串電容BOM 0.1U/Y5V-->0.1U/X7R,RTC RTCVDD -->X7R	
	2.ADD U6 FOR DDR TURN ON 2.1V ISSUE	
97/06/4 PBOM:10D	1.DEL Q107,R620,ADD R621	2.Q49(BAT54C) 限用 DII
97/06/18 PBOM:10E	1.ADD MB_ID R283,DEL R282,Q87,Q91,R452,R498,R499,R500 FOR VTT_GMCH 1.2V	
	2.C197 0.1U/Y5V--->X7R 3.R300 49.9--->100 ohm ,C158 Y5V--->X7R for USB	
	4.DC20 0.01u--->inf FOR CPU PSI ISSUE	
97/08/07 EBOM:20A	1.CPU 改為SMART FAN 2.L4,L7 CHOKE Footprint Change "CHOKE1U2-20A-1PQN"	
	3.獨立南橋1.1V 的電壓 4. ADD GPIO37 FOR LOAD LINE CALIBRATION	
	5.J368 改為1.8V;R209=100 OHM, ADD R640 FOR MB_ID2	
97/08/08 EBOM:30A	1.J368 改為1.8V;47--->44.2	2.TO252---改為POWER PACK
97/10/01 PBOM:10A	FOR EP45-UD3L-1.0	
	1.R183 18K-->9.09K;R184 9.76K--->4.3K	2.DR56 1.74K-->1.87K;DR81 1K--->590 OHM
	3.DR38 487--->549 ohm 4.R369 2.26K--->1.5K;R378 13.7K--->15.8K	
	4.NB,SB CHANGE HEAT SINK for UD series; PCIE1 SLOT改為白色	
	5.RQ3 由BJT改為 BAT54A FOR -HDLED ISSUE	
97/11/17 EBOM:10A	FOR EP43-UD3L-1.0 1.P43 CHIP,HEAT SINK,UPI	
97/12/05 PBOM:10B	1. P-BOM,修改HEATSINK,調整部份阻值	
98/02/24 PBOM:10C	1.100UF 統一料號	
98/03/26 PBOM:11A	1.僅變更NB,SB heatshink料號金色改灰色	
98/05/13 PBOM:11B	1.Backup bios R56 pull-high 1k--->330 ohm;	移除SST BIOS
98/11/06 EBOM:12A	1.FOR GA-EP43-UD3L-1.2 98/12/01 PBOM:12A	1.FOR GA-EP43-UD3L-1.2,轉P-BOM ADD PACKAGE
99/04/16 PBOM:13A	1.F4,F5 1.6A--->3.5A 2.R348,R86,R87,R336,R337,R338 1K--->8.2K FOR PHASE LED	

[illegible]






BLOCK DIAGRAM



ICH8 GPIO LIST TABLE


PIN NAME	PWR WELL	AFTER/ PLTRST	USAGE	NOTE
GP0	MAIN	IN	-ACZ_DET	P/U 8.2K VCC3
GP1/TACH1	MAIN	IN	ICH_FAN_TACH1	P/U 8.2K VCC3
GP2/PIRQE#	MAIN	IN	-PIRQE	P/U 8.2K VCC3
GP3/PIRQF#	MAIN	IN	-PIRQF	P/U 8.2K VCC3
GP4/PIRQG#	MAIN	IN	-PIRQG	P/U 8.2K VCC3
GP5/PIRQH#	MAIN	IN	-PIRQH	P/U 8.2K VCC3
GP6/TACH2	MAIN	IN	ICH_FAN_TACH2	P/U 8.2K VCC3
GP7/TACH3	MAIN	IN	ICH_FAN_TACH3	P/U 8.2K VCC3
GP8	STBY	IN	GPIO8 (DUALBIOS_INPUT) P/U 8.2K 3VDUAL	
GP9	STBY	OUT	WOL_ONLY	P/D 100K GND
GP10	STBY	IN	CLGPIO1	P/U 8.2K 3VDUAL
GP11/SMBALERT#	STBY	OUT	-SMBALRT	P/U 8.2K 3VDUAL
GP12	STBY	IN	MB_ID0	P/U 8.2K 3VDUAL
GP13	STBY	IN	-LPCPME	P/U 8.2K 3VDUAL
GP14	STBY	IN	CLGPIO2	P/U 8.2K 3VDUAL
GP15	STBY	OUT	LAN_DISABLE (STP_PCI-) N/A	
GP16	MAIN	OUT/LOW	RESET	N/A
GP17/TACH0	MAIN	IN	ICH_FAN_TACH0	P/U 8.2K VCC3
GP18	MAIN	OUT	MB_ID1	P/U 8.2K VCC3
GP19	MAIN	IN	SATA1GP	P/U 8.2K VCC3
GP20	MAIN	OUT	-SPI_WP0	P/U 1K 3VCL
GP21	MAIN	IN	SATA0GP	P/U 8.2K VCC3
GP22	MAIN	IN	SCLOCK	P/U 8.2K VCC3
GP23	MAIN	OUT	-LDRQ1	P/U 8.2K VCC3
GP24	STBY	OUT	CLGPIO0	P/U 8.2K 3VDUAL
GP25	STBY	IN	MB_ID2 (STP_CPU-) P/U 8.2K 3VDUAL	
GP26/S4_STATE#	STBY	OUT	S4_STATE#	P/U 8.2K 3VDUAL
GP27	STBY	OUT/LOW	GPIO27 (EL_STATE0) P/U 8.2K 3VDUAL	
GP28	STBY	OUT/LOW	PWR_LED (EL_STATE1) N/A	
GP29/OC5#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP30/OC6#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP31/OC7#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP32	MAIN	OUT	DUAL_BIOS	P/U 100K+1M VCC3
GP33	MAIN	OUT	DUAL_BIOS	P/U 8.2K VCC3
GP34	MAIN	OUT/LOW	GPIO34/SMB_RST N/A	
GP35	MAIN	OUT	SATACLKREQ# N/A	
GP36	MAIN	IN	SATA2GP	P/U 8.2K VCC3
GP37	MAIN	IN	SATA3GP	P/U 8.2K VCC3
GP38	MAIN	IN	SLOAD	P/U 8.2K VCC3
GP39	MAIN	IN	GPIO39	P/D 8.2K GND
GP48	MAIN	IN	GPIO48	P/U 8.2K VCC3
GP49	MAIN	IN	CPUPWROK	P/U 100 VTT_OL


VCORE:6 PHASE PWM--ISL6327CRZ




Gigabyte Technology			
Title			
TABLE LIST			
Size B	Document Number		Rev
	GA-EP43-UD3L		1.3
Date:	Monday, April 26, 2010		Sheet 4 of 36

HA/REQ:50%
ADSTB:50%






HD/DBI: 42 pins [6/12]
DSTBP: 42 pins [23/6/8/6/23]




4X Length Guidelines for Quad core processors

Signal Name ATX Layer Pin to Pin


D[15:0]#, DBI0#, DSTBP0#, DSTBN0# Layer 1 2.2" - 2.7"
D[31:16]#, DBI1#, DSTBP1#, DSTBN1# Layer 4 3.0" - 3.5"
D[47:32]#, DBI2#, DSTBP2#, DSTBN2# Layer 4 3.6" - 4.3"
D[63:48]#, DBI3#, DSTBP3#, DSTBN3# Layer 1 2.4" - 3.0"



FORCE 400MHz CPU TO 333MHz





FOR ALL DDR CLK RATIO




	FSA	FSB	FSC			
	FSBSEL0	FSBSEL1	FSBSEL2	Clock		
?	1	0	1	100MHz		
?	1	0	0	133MHz	3/4	400/533
G33	0	1	0	200MHz	2/2.66/3.33/4	400/533/667/800
G33	0	0	0	266MHz	2/2.5/3/4~	533/667/800/1066
G33	0	0	1	333MHz	2/2.4/3.2/4#	667/800/1066/1333
	0	1	1	400MHz		

Note:

VCCA & VCOREPLL
define doesn't same as
old P4 design kit




COMP4~7 可以不上



PEI:Platform Environment Control Interface




Gigabyte Technology

Title			P4_LGA775-C
Size	Document Number	GA-EP43-UD3L	
B		Rev	1.3
Date:	Monday, April 26, 2010	Sheet	7 of 36







Gigabyte Technology

Title			P4_LGA775-E,F,G,H	
Size	Document Number	GA-EP43-UD3L		Rev
B				1.3
Date:	Monday, April 26, 2010	Sheet	8	of 36



PCIEX16:16/5/5/5/16(breakout min 8/4/5/4/8)


Impedance=85 +/- 17.5%


DMI:12/4/8/4/12
Impedance=95 +/- 17.5%


Gigabyte Technology


Title			GMCH-PCI E & DMI	
Size	Document Number	GA-EP43-UD3L		Rev
Custom				1.3
Date:	Monday, April 26, 2010	Sheet	11	of 36

Sheet 12 of 36













DDR TERMINATION CHANNEL A

DDRVTT Decouple



DDR18V Decouple




DDRVTT Decouple



DDR TERMINATION CHANNEL B


DDR18V Decouple

DDRVTT Decouple



Gigabyte Technology

Title		
DDRII TERMINATOR		
Size	Document Number	Rev
Custom	GA-EP43-UD3L	1.3
Date:	Monday, April 26, 2010	Sheet 17 of 36



PCI-E REV:1.1--> 2.5GHZ


PCE-E X1 (單向) BANDWIDTH=2.5GHz*(8b/10b)=2Gb/s=250MB/s

PCE-E X1 (雙向) BANDWIDTH=2.5GHz*(8b/10b) X2=4Gb/s=500MB/s

PCE-E X16 (單向) BANDWIDTH=2.5GHz*(8b/10b)*X16=32Gb/s=4GB/s


PCE-E X16 (雙向) BANDWIDTH=2.5GHz*(8b/10b)*X16X2=64Gb/s=8GB/s


PCI-E REV:2.0--> 5GHZ




Gigabyte Technology


Title			ICH9-PCI, DMI, LAN, USB	
Size	Document Number	GA-EP43-UD3L		Rev
B				1.3
Date:	Monday, April 26, 2010	Sheet	19	of 36



CL VREF: 4/10
0.405V



SIGNAL NAME	NO LAN
VccCL1_05	de-CAP
VccCL3_3	Vcc3_3
VccCL1_5	de-CAP
VccGLAN1_5	Vcc1_5
VccGLAN3_3	Vcc3_3
VccGLANPLL	Vcc1_5
VccLAN1_05	N/A
VccLAN3_3	VCC3_3
LAN100 SLP	TO VccRTC
INTVRMEN	TO VccRTC
LAN RST#	Tie to Vss



CLK GEN CK505

50歐姆:[18/4/10/4/18]

50 歐姆: [18/4/10/4/18]




50 歐姆: [18/4/10/4/18]

50歐姆:[4/10]

50歐姆:[4/10]

50歐姆:[4/10]


U2



```
| GSEL=1,96Mhz from 14/15,SATACLK from 17/18
| GSEL=0,SATACLK from 14/15,PCIECLK from
| 17/18
```

Gigabyte Technology

Title			
CK505 CLK GEN			
Size Custom	Document Number	GA-EP43-UD3L	Rev 1.3
Date:	Monday, April 26, 2010	Sheet 23 of 36	




IT8712F LPC I/O

改版要注意：
1.DDR GPIO PIN要選用main power的pin
2.VIN PIN如不用,要8.2K PULL HI TO VCC




SOUT2	1	VID pins threshold voltage select: Vh / V _l : 2.0 / 0.8V
	0	VID pins threshold voltage select: Vh / V _l : 0.8 / 0.4V
DTR2-	1	Open Drain pin:Driving 軟弱
	0	Push-pull Pin.:Driving 軟弱
RTS2-	1	CPU FAN 100%
	0	CPU FAN 50%

COMA





COM R1


REV:0.1 驗證






LPT PORT





DYNAMIC CURRENT OC




-PROHOT



asserted at 129 degree
deasserted at 116 degree

TEMP H/W MONITOR**CASE OPEN**


Case Open Circuits

VOLTAGE-- H/W MONITOR

PCI_BT1



JP/1*2/BU/OH/O:[1-2]CLOSE/X


KB/MS**Gigabyte Technology**






Title			
BIOS/HW-MONITOR/CI/KB/MS			
Size	Document Number	Rev	
Custom	GA-EP43-UD3L	1.3	
Date:	Monday, April 26, 2010	Sheet	27 of 36


ALC888/ALC889A/ALC888S-VC Colay

BOM TABLE

	ALC888	ALC888S-VC	ALC889A
CR61	0 ohm	/X	0 ohm
CR53(SPDIF2)	/X	/X	8.2K ohm
CR54	/X	/X	8.2K ohm
SPDIF組數	1	2	1














<i>Gigabyte Technology</i>			
File			
VRD 11 -ISL6334			
Size	Document Number	Rev	
Custom	GA-EP43-UD3L	1.3	
Date	Monday, April 26, 2010	Sheet	30 of 36

ATX POWER CONNECTOR



螺絲孔位置圖 (注意Footprint不同)




Gigabyte Technology

Title			
ATX POWER CONNECTOR			
GA-EP43-UD3L			
Size	Document Number	Rev	1.3
Date:	Monday, April 26, 2010	Sheet	32 of 36

3.3V to 1.8V Voltage Regulator

L1117LG/N/SOT223/1A



25,35 -PFMRST2

RC1
100P/4/N/50V/X

DMARQA 37
DD15A 38
VCC3 39
GND 40
GND 41
-PFMRST2 42
DD0A 43
DD14A 44
DD1A 45
DD13A 46
DD2A 47
DD12A 48

JMB368

JM368/LQFP40

DMACKnA 36
XIORDYA 35
XIDORnA 34
DIOWnA 33
DIOWnA 32
XINTRQA 31
XICBLIDA 30
YIDA1A 29
YIDA2A 28
YICS0nA 27
YICS1nA 26
ZIDD3A 24
ZIDD11A 23
ZIDD33 22
ZIDD4A 21
ZIDD10A 20
ZIDD5A 19
ZIDD9A 18
ZIDD6A 17
ZIDD8A 16
ZIDD7A 15
YROMCSn 14
XTEST 13

RC2 0.1u/4/X7R/16V/K
RC3 0.1u/4/X7R/16V/K

MIDE_IP 19
MIDE_IN 19
MIDE_ON 19
MIDE_OP 19
SRCCLK_IDE 23
-SRCCLK_IDE 23

PH_IORDY RR4 1K/4/1
CSELA RR10 0/4/SHT/X
PH_DMARQ RR6 8.2K/4
PH_INTRQ RR5 8.2K/4
DD7A RR8 8.2K/4

IDE Connector

PH_RESETnA 1
PH_DD7 3
PH_DD6 5
PH_DD5 7
PH_DD4 9
PH_DD3 11
PH_DD2 13
PH_DD1 15
PH_DD0 17
PH_DMARQ 21
PH_DIOW_N 23
PH_DIOR_N 25
PH_IORDY 27
PH_DMACK_N 29
PH_INTRQ 31
PH_DA1 33
PH_DA0 35
PH_CS0_N 37
DASPNxA 39

PH_DD8 2
PH_DD9 4
PH_DD10 6
PH_DD11 8
PH_DD12 10
PH_DD13 12
PH_DD14 14
PH_DD15 16
PH_CS1_N 18
CSELA 20
PH_CBLID_N 22
PH_DA2 24
PH_CS1_N 26
PH_CS0_N 28
PH_CS1_N 30
PH_CS1_N 32
PH_CS1_N 34
PH_CS1_N 36
PH_CS1_N 38
PH_CS1_N 40

BH/2*20K20/WH/SHN/2.54/V/A/PA46

PH_DD7 DD7A
PH_DD8 DD8A
PH_DD6 DD6A
PH_DD9 DD9A

PH_DD5 DD5A
PH_DD4 DD4A
PH_DD10 DD10A
PH_DD11 DD11A

PH_DD3 DD3A
PH_DD12 DD12A
PH_DD2 DD2A
PH_DD13 DD13A

PH_DD1 DD1A
PH_DD0 DD0A
PH_DD14 DD14A
PH_DD15 DD15A

PH_DIOW_N DIOWnA

PH_DIOR_N DIORnA

PH_DMACK_N DMACKnA

PH_DA1 DA1A

PH_DA0 DA0A

PH_CS0_N CS0nA

PH_DA2 DA2A

PH_CS1_N CS1nA

PH_IORDY IORDYA

PH_DMARQ DMARQA

PH_INTRQ INTRQA

PH_CBLID_N PDIAgNA

Near to PIN

DASPNxA

VCC3

RR12 1K/4/X

RQ3

SOT23

BAT54A/SOT23/200mA/[10DK1-320054-12R]

-HDLED

HDLED 34

RC4 180P/4/N/50V/X

RR11 0/4/X

VCC_1.8V DVDD_1.8V

RBC9

0.1u/4/X7R/16V/K

CLOSE TO pin22

VCC_1.8V APVDD_1.8V

RBC10

0.1u/4/X7R/16V/K

CLOSE TO pin22

VCC_1.8V APVDD_1.8V

RBC8

10u/8/X5R/6.3V/K

CLOSE TO pin17

VCC_1.8V APVDD_1.8V

RBC11

10u/8/X5R/6.3V/K

CLOSE TO pin17

VCC_1.8V APVDD_1.8V

RBC4

0.1u/4/X7R/16V/K

CLOSE TO pin17

Gigabyte Technology

JMR363

Size

Document Number

GA-EP43-UD3L

Rev


1.3

Date: Monday, April 26, 2010

Sheet 33 of 36


FRONT USB1

19 +USBP0 <-> +USBP0
19 -USBP0 <-> -USBP0
19 +USBP1 <-> +USBP1
19 -USBP1 <-> -USBP1




FRONT USB2


19 +USBP2 <-> +USBP2
19 -USBP2 <-> -USBP2
19 +USBP3 <-> +USBP3
19 -USBP3 <-> -USBP3




FRONT USB OC




USB POWER




FLOPPY



SATA LED



INTEL FRONT PANEL






BH/2*10K10,11,12,13,15,17,19/BK/2.54/VA/PA/[11NH3-000210-B1R_11NH3-000210-B2R

Gigabyte Technology

Title			
FP,F_USB,USB PWR,FDD,BZ			
Size	Document Number	Rev	
Custom	GA-EP43-UD3L	1.3	
Date:	Monday, April 26, 2010	Sheet	34 of 36



PCIE-1G LAN



Power domain chart

	RTL8111B / RTL8101E	RTL8111C
AVDD33	3.3V	3.3V
AVDD18	1.8V	1.2V
EVDD18	1.8V	1.2V
DVDD15	1.5V	1.2V

P35-152-19W9



USB LAN CONNECTOR


USB POWER

USB LAN

REAR USB OC

Gigabyte Technology

Title	RTL8111C	Rev	1.3
Size	Document Number	GA-EP43-UD3L	
Custom			
Date	Monday, April 26, 2010	Sheet	35 of 36

**GIGABYTE THCNOLOGIES**

Title			TPM I/F-SLB 9635 TT 1.2		
Size	Document Number	GA-EP43-UD3L			Rev
Custom					1.3
Date:	Monday, April 26, 2010	Sheet	36	of	36